 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PCA0163A-LF 9939 Via Pasar * San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722 PHASE LOCKED LOOP Rev A1 PHASE NOISE (1 Hz BW, typical) FEATURES * Frequency Range: 163.84 - 163.84 MHz * Step Size: 80 KHz * cPLL - Style Package APPLICATIONS * Telecommunications * Satellite * Telemetry PERFORMANCE SPECIFICATIONS Frequency Range VALUE 163.84 - 163.84 -102 -10 -70 03 50 80 1250 3 5 -40 to 85 cPLL 3 21 APPLICATION NOTES Phase Noise @ 10 kHz offset (1 Hz BW, typ.) Harmonic Suppression (2nd, typ.) Sideband Spurs (typ.) Power Output Load Impedance Step Size Charge Pump Output Current Switching Speed (typ., adjacent channel) Startup Lock Time (typ.) Operating Temperature Range Package Style UNITS MHz dBc/Hz dBc dBc dBm KHz mSec mSec C POWER SUPPLY REQUIREMENTS Supply Voltage (Vcc, nom.) Supply Current (Icc, typ.) Vdc mA All specifications are typical unless otherwise noted and subject to change without notice. * AN-107 : How to Solder Z-COMM VCOs / PLLs * AN-200 : Mounting and Grounding of Z-COMM PLLs * AN-201 : PLL Fundamentals AN-202 : PLL Functional Description NOTES: Reference Oscillator Signal: 5 MHz< <100 MHz Frequency Synthesizer: Analog Devices - ADF4001 (c) Z-Communications, Inc. Page 1 All rights reserved LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP VCO TUNING CURVE, typ. 200 PCA0163A-LF PAGE 2 FREQUENCY (MHz) 180 160 85 25 140 -40 c c c 120 0 0.5 1 1.5 2 2.5 3 TUNING VOLTAGE (Vdc) VCO POWER CURVE, typ. 8 7 6 5 4 3 2 1 0 -1 -2 -3 139.28 149.25 157.56 165.12 172.21 179.04 185.72 OUTPUT POWER (dBm) 25 c FREQUENCY (MHz) PHYSICAL DIMENSIONS CPLL 415-0108 REV. A (DRAWING NOT TO SCALE) 12 11 10 .065 -0.120 0.000 1 9 BOTTOM .015 .030 DETAIL B (TYP) (8 PLACES) 2 3 TOP 8 7 0.130 0.260 SEE DETAIL 'A' 0.032 4 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10-12 5 6 0.380 0.140 NOTES: 1. THE INSIDE RADIUS OF ALL 12 HALF HOLES AT THE PERIMETER OF THE BOARD ARE PLATED TO PROVIDE A SURFACE FOR THE ATTACHMENT OF THE PLL MODULE TO A PCB IN 11 LOCATIONS, WITH 8 PADS BEING USED FOR ELECTROMECHANICAL INTERFACE AND 3 PADS FOR GROUNDING. 2. THE SURFACE OF THE SHIELD IS TIN PLATED AND MAY BE SOLDERED TO. THE SHIELD'S BASE METAL IS COLD ROLLED STEEL. 3. THE GROUND PLANE IS GROUND AND ATTACHES TO A GROUND TRACK ON THE UPPER SIDE OF THE BOARD AS WELL AS THE SHIELD BY PTH. 4. UNLESS OTHERWISE NOTED ALL DIMENSIONS ARE IN INCHES. 5. UNLESS OTHERWISE NOTED ALL TOLERANCES ARE AS FOLLOWS: .XXX= .010 SEE DETAIL 'B' TABS RANGE: SEE NOTE 5 (4 PLACES) RF OUTPUT REFERENCE OSCILLATOR INPUT CLOCK DATA LOAD ENABLE LOCK DETECT VCC OPTIONAL NO CONNECTION GROUND 0.120 0.380 0.500 0.250 0.000 DETAIL A (c) Z-Communications, Inc. Page 2 Printed in the U.S.A. |
Price & Availability of PCA0163A-LF
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |